View TDA7410ND_6218001.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

february 2007 rev 2 1/34 1 TDA7410ND signal processor for car radio applications features device includes audio processor, stereo decoder and noiseblanker no external components required fully programmable via i 2 c bus softstep volume and bass low distortion low noise so20 package description TDA7410ND is a signal processor specifically designed for car radio applications. the device includes a complete audioprocessor and a stereo decoder with noiseblanker, stereoblend and all signal processing functions for car radio system. switched-capacitors design technique allows the users to enjoy these features without external components or adjustments. this means higher quality and reliability as well as overall cost saving. the device is fully programmable by i 2 c bus interface allowing customization of key device parameters, especially filter characteristics.. so20 table 1. device summary part number package packing TDA7410ND so20 tube TDA7410NDtr so20 tape and reel www.st.com
contents TDA7410ND 2/34 contents 1 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 pins description and connection diagram . . . . . . . . . . . . . . . . . . . . . . . 7 2.1 connection diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3 audio processor part . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4 electrical specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 4.1 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 4.2 supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 4.3 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 5 description of the audi oprocessor part . . . . . . . . . . . . . . . . . . . . . . . . 11 5.1 input matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5.2 autozero . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5.3 softstep volume . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.4 bass . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.5 dc mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.6 treble . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.7 speaker attenuator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.8 stereodecoder part . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.9 noise blanker part . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6 description of ster eodecoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.1 input stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.2 demodulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.3 deemphasis and highcut . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.4 pll and pilot tone detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.5 fieldstrength control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.6 level input and gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.7 stereoblend control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
TDA7410ND contents 3/34 6.8 highcut control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7 functional description of the noiseblanker . . . . . . . . . . . . . . . . . . . . . 22 7.1 trigger path . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 7.2 automatic noise controlled threshold adjus tment (atc) . . . . . . . . . . . . . . 22 7.3 automatic threshold control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 7.4 over deviation detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 7.5 test mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 8i 2 c bus specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 8.1 interface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 8.2 reset condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 9 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 10 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
list of tables TDA7410ND 4/34 list of tables table 1. device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 table 2. pins list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 table 3. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 4. supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 5. electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 6. stereodecoder electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 4 table 7. noise blanker electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 8. receive mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 table 9. transmission mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 table 10. reset condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 table 11. subaddress (receive mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 12. source selector (0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 table 13. volume control (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 table 14. speaker attenuation (2, 3, 4, 5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 15. treble / level gain (6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 16. stereodecoder adjustment (7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 17. noise blanker adjustment (8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 18. fieldstrength control (9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 19. test (10) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 20. bass (11) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 21. softstep control (12). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 22. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
TDA7410ND list of figures 5/34 list of figures figure 1. block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 2. connection diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 3. input stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 figure 4. soft step timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 figure 5. bass control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 figure 6. bass normal and dc mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 7. treble control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 8. vn timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 9. trigger threshold vs. v peak . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 10. deviation controlled trigger adjustment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 7 figure 11. fieldstrength controlled trigger adjustment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 12. block diagram of the stereodecoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 13. internal stereoblend characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 14. relation between internal and external level voltage and setup of stereoblend . . . . . . 21 figure 15. highcut characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 16. block diagram of the noiseblander . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 figure 17. application example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 18. so20 mechanical data and package dimensions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
block diagram TDA7410ND 6/34 1 block diagram figure 1. block diagram input multiplexer volume bass & treble outlr outlf outrr outrf 80khz lp pll & pilot detector demodulator & stereo blend & stereo adjust 25khz lp s & h high cut control mute noise blanker pulse generator a d supply i 2 c bus digital control cdl cdr cdg out_lr out_lf out_rr out_rf scl sda level gnd cref vdd mpx aux_l aux_r cass_r cass_l am mute loudness 8 1 2 6 7 9 15 14 20 54 3 11 17 19 16 18 12 13 10
TDA7410ND pins description and connection diagram 7/34 2 pins description and connection diagram 2.1 connection diagram figure 2. connection diagram 2.2 pin description pin type: i = input o = output i/o = input/output s = supply 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 cass_r cass_l cdr cdg cdl aux_r aux_l am mpx level cref out_lf out_rf out_lr out_rr vdd gnd sda scl mute table 2. pins list n pin # function type 1 cass_r cassette input right i 2 cass_l cassette input left i 3 cdr cd right channel input i 4 cdg ground reference cd i 5 cdl cd left channel input i 6 aux_r aux input right i 7 aux_l aux input left channel i 8 am am input i 9 mpx fm input (mpx) i 10 level level input stereodecoder i 11 mute mute i 12 scl i 2 c clock line i 13 sda i 2 c data line i/o 14 gnd supply ground s 15 vdd supply voltage s 16 out_rr right rear speaker output o 17 out_lr left rear speaker output o 18 out_rf right front speaker output o 19 out_lf left front speaker output o 20 cref reference capacitor pin o
audio processor part TDA7410ND 8/34 3 audio processor part input multiplexer quasi-differential cd cassette stereo and aux stereo input am mono and mpx input gain stage with auto zero function volume control 1db attenuator max. gain 32db max. attenuation 79db softstep function treble 2nd order frequency response fixed center frequency 12.5khz 7x2db steps bass control 2nd order frequency response fixed center frequency 100hz dc gain programmable 7x 2db steps softstep function speaker control 4 independent speaker controls (control range 50db) speaker mute mute functions direct mute mute by i 2 c
TDA7410ND electrical specification 9/34 4 electrical specification 4.1 absolute maximum ratings 4.2 supply 4.3 electrical characteristics table 3. absolute maximum ratings symbol parameter value unit r th-j pins thermal resistance junction-pins 85 c/w v s operating supply voltage 10.5 v t amb operating ambient temperature -40 to 85 c t stg storage temperature range -55 to 150 c v esd esd protection (human body model) 2000 v v esd esd protection (machine model) 200 v v esd esd protection (change device model) 750 v table 4. supply symbol parameter test condition min typ max unit v dd supply voltage 7.5 8.5 10 v i dd supply current v dd = 8.5v 15 20 25 ma table 5. electrical characteristics v s = 8.5v; t amb = 25c; r l = 10k ; all gains = 0db; f = 1khz; unless otherwise specified symbol parameter test condition min. typ. max. unit input selector r in input resistance all single ended inputs 70 100 130 k v cl clipping level cass, cd, aux input 2 v rms am, mpx input 1.4 v rms g in_min min. input gain 0 db g in_max max. input gain 15 db g step step resolution 1 db differential stereo inputs r in input resistance differential 70 100 130 k cmrr common mode rejection ratio v cm =1 v rms @ 1khz 40 50 db volume control
electrical specification TDA7410ND 10/34 g max max gain 32 db a max max attenuation -83 -79 -75 db a step step resolution -0.5 1 1.5 db e a attenuation set error g = -20 to +15db 0 db g = -79 to -20db -4 0 3 db e t tracking error 2 db v dc dc steps adjacent attenuation steps 0.1 3 mv from 0db to g min 0.5 5 mv bass control fc center frequency f c 90 100 110 hz q 1.3 1.5 1.7 c range control range 13 14 15 db a step step resolution 1 2 3 db dc gain bass-dc-gain dc = off -1 0 1 db dc = on 3.5 4.4 5.5 db treble control c range clipping level 13 14 15 db a step step resolution 1 2 3 db fc center frequency f c1 10 12.5 15 khz speaker attenuators a max max attenuation -53 -50 -47 db a step step resolution 0.5 1 2 db audio outputs v cl clipping level d = 0.3% 1.8 2 v rms r out output impedance 30 100 r l output load resistance 2 k c l output load capacitor 10 nf v dc dc voltage level 4.0 v general e no output noise bw=20hz to 20 khz all gain = 0db 15 25 v s/n signal to noise ratio all gain = 0db flat; vo=2v rms 100 db d distortion vin=1v rms; all stages 0db 0.01 0.3 % s c channel separation left/right 80 90 db table 5. electrical characteristics (continued) v s = 8.5v; t amb = 25c; r l = 10k ; all gains = 0db; f = 1khz; unless otherwise specified symbol parameter test condition min. typ. max. unit
TDA7410ND description of the audioprocessor part 11/34 5 description of the audioprocessor part 5.1 input matrix the input matrix of the TDA7410ND offers seve ral possibilities to adapt the audioprocessor to the desired application (see figure 1 ). into the standard application we have: cd quasi differential cassette stereo phone am mono stereodecoder input figure 3. input stage 5.2 autozero in order to reduce the number of pins there is no ac coupling between the in-gain and the following stage, so that any offset generated by or before the in-gain stage would be transferred or even amplified to the output. to avoid that effect a special offset cancellation stage called autozero is implemented. to avoid audible clicks the audioprocessor is muted before the volume stage during this time. in some cases, for example if the p is executing a refresh cycle of the i2c bus programming, it is not useful to start a new autozero action because no new source is selected and an undesired mute would appear at the outputs. for such applications the tda7410d could be switched in the "auto zero remain" mode (bit 6 of the subaddress byte). if this bit is set to high, the dat abyte 0 could be loaded without invoking the autozero and the old adjustment value remains. 100k cd cdgnd - + d05au1613 100k 100k 100k stereodecoder in gain phone am mpx 100k 100k cassette
description of the audioprocessor part TDA7410ND 12/34 5.3 softstep volume when volume level is changed often an audible click appears at the output. the root cause of those clicks could be either a dc offset before the volume stage or the sudden change of the envelope of the audio signal. with the softstep feature both kinds of clicks could be reduced to a minimum and are no more audible (see figure 4 ). figure 4. soft step timing 5.4 bass the attenuation is programmable in the bass stage (see figure 5 ): figure 5. bass control 2db 1db -1db -2db time d97au635 vout 10ms
TDA7410ND description of the audioprocessor part 13/34 5.5 dc mode in this mode the dc gain is increased by 4.4db. in addition the programmed center frequency and quality factor is decreased by 25% which can be used to reach alternative center frequencies or quality factors. (see figure 6 ): figure 6. bass normal and dc mode 5.6 treble the attenuation is programmable in the treble stage (see figure 7 ): figure 7. treble control
description of the audioprocessor part TDA7410ND 14/34 5.7 speaker attenuator due to practical aspects the steps in the speaker attenuators are not linear over the full range. at attenuations more than 24db the steps increase from 2db to 8db (please see data byte specification). 5.8 stereodecoder part no external components necessary pll with adjustment fully integrated vco automatic pilot dependent mono/stereo switching very high suppression of intermodulation and interference highcut and stereoblend characteristics programmable in a wide range internal noiseblanker with threshold controls i 2 c bus control of all necessary functions table 6. stereodecoder electrical characteristics v dd = 8.5v, deemphasis time const = 50s, v mpx = 500mv, in gain = 6db, 75khz deviation, f = 1khz, t amb =25c, unless otherwise spificied symbol parameter test condition min. typ. max. unit v in mpx input level input gain = 3.5db 0.5 v rms rin input resistance 100 k gain minimum input gain 3.5 db gmax maximum input gain 11 db g step step resolution 2.5 db a max. channel separation 40 db mono/stereo switch v pthst1 pilot threshold voltage for stereo, pth=1 10 15 25 mv v pthst0 for stereo, pth=0 15 25 35 mv v pthmo1 for mono, pth=1 7 12 17 mv v pthmo0 for mono, pth=0 10 19 25 mv pll f/f capture range 0.5 % deemphass and highcut hc50 deemphasis time constant stereodecoder-byte d5=0 v level >> v hch 50 s hc75 stereodecoder-byte d5=1 v level >> v hch 75 s hc50 highcut time constant stereodecoder-byte d5=0 v level >> v hch 150 s hc75 stereodecoder-byte d5=1 v level >> v hch 225 s
TDA7410ND description of the audioprocessor part 15/34 stereoblend and highcut control ref5v internal reference voltage 5 v l gmin min. level gain 0 db l gmax max. level gain 10 db l gstep level gain step resolution 0.67 db vsblmin min. voltage for mono 33 %ref5v vsblmax max. voltage for mono 58 %ref5v vsblstep step resolu tion 8.4 %ref5v groll roll off compensation 2.5 db vhchmin min. voltage for no highcut 42 %ref5v vhchmax max. voltage for no highcut 66 %ref5v vhchstep step resolution 8.4 %ref5v vhclmin min. voltage for full highcut 17 %vhch vhclmax max. voltage for full highcut 33 %vhch carrier and harmonic suppression at the output 19 pilot signal f = 19khz 40 db 39 subcarrier f = 38khz 65 db 57 subcarrier f = 57khz 55 db 76 subcarrier f = 76khz 80 db aci - adjacent channel interference 114 signal f = 114khz 80 db 190 signal f = 190khz 70 db table 6. stereodecoder electrical characteristics (continued) v dd = 8.5v, deemphasis time const = 50s, v mpx = 500mv, in gain = 6db, 75khz deviation, f = 1khz, t amb =25c, unless otherwise spificied symbol parameter test condition min. typ. max. unit
description of the audioprocessor part TDA7410ND 16/34 5.9 noise blanker part internal highpass filter programmable trigger threshold additional circuit for trigger adjustment (deviation, field-strength) very low offset current during hold time selectable pulse suppression times table 7. noise blanker electrical characteristics symbol parameter test co ndition min. typ. max. unit v th trigger threshold (1),(2) means. with v peak =0.9v nbt=111 30 mv op nbt=110 35 mv op nbt=101 40 mv op nbt=100 45 mv op nbt=011 50 mv op nbt=010 55 mv op nbt=001 60 mv op nbt=000 65 mv op v trnoise noise controlled trigger threshold (3) means. with v peak =1.5v nct=00 260 mv op nct=01 220 mv op nct=10 180 mv op nct=11 140 mv op v rect rectifier voltage v mpx = 0mv 0.9 v v mpx = 50mv; f = 150khz 1.7 v v mpx = 100mv; f = 150khz 2.5 v v rect dev deviation dependent rectifier voltage (4) means. with v mpx =800mv (75khz dev.) ovd=11 0.9(off) v op ovd=10 1.2 v op ovd=01 2.0 v op ovd=00 2.8 v op v rect fs fieldstrength controlled rectifier voltage (5) means. with v mpx =0mv v level<< v sbl (fully mono) fsc=11 0.9(off) v fsc=10 1.3 v fsc=01 1.8 v fsc=00 2.3 v 1. all thresholds are measured using a pulse with t r = 2 ms, t high = 2 ms and t f = 10ms 2. nbt represents the noiseblanker-byte d2~d 0 for the noise blanker trigger threshold 3. nat represents the noiseblanker-byte d4~d 3 for the noise controlled trigger adjustment 4. ovd represents the noiseblanker-byte d7~d6 for the over deviation detector 5. fsc represents the fieldstrength-by te d1~d0 for the fieldstrength control
TDA7410ND description of the audioprocessor part 17/34 figure 8. vn timing diagram figure 9. trigger threshold vs. v peak figure 10. deviation controlled trigger adjustment v op v in dc t r t high t f time d97au636 65mv 30mv 8 steps noise controlled trig. threshold min. trig. threshold 260mv(00) 220mv(01) 180mv(10) 140mv(11) 0.9v vth 1.5v v peak(v) d97au648 v peak (v op ) d97au649 20 deviation(khz) 0.9 1.2 2.0 2.8 detector off (11) 32.5 45 75 10 01 00
description of the audioprocessor part TDA7410ND 18/34 figure 11. fieldstrength controlled trigger adjustment 2.3v(00) 0.9v v peak e' d98au863 1.8v(01) 1.3v(10) mono stereo noisy signal good signal atc_sb off (11) noise ?3v
TDA7410ND description of stereodecoder 19/34 6 description of stereodecoder the stereodecoder part of the TDA7410ND (see figure 12 ) contains all functions necessary to demodulate the mpx signal like pilot tone dependent mono/stereo switching as well as "stereoblend" and "highcut" functions. adaptations like programmable input gain, selectable deemphasis time constant and a programmable fieldstrength input allow to use different if devices. figure 12. block diagram of the stereodecoder 6.1 input stages the ingain stage allows to adjust the mpx signal to a magnitude of about 1vrms internally which is the recommended value. the 4 th order input filter has a corner frequency of 80khz and is used to attenuate spikes and noise and ac ts as an antialiasing filter for the following switch capacitor filters. 6.2 demodulator in the demodulator block the left and the right channel are separated from the mpx signal. in this stage also the 19khz pilot tone is cancelled. 6.3 deemphasis and highcut the lowpass filter for the deemphasis allows to choose between a time constant of 50 s and 75 s (bit d5, stereodecoder adjustment byte). the highcut control range will be in both cases t hc = 2t deemp . inside the highcut control range (between vhch and vhcl) the level sign al is converted into a 5 bit word which controls the lowpass time constant between t deemp ...3t deemp . there by the resolution will remain always 5 bits independently of the absolute voltage range between the vhch and vhcl values. the highcut function can be switched off by i2c bus (bit d7, fieldstrength control byte set to "0"). ingain 3.5 ... 11db step 2.5db infilter lp 80khz 4.th order demodulator - plot canc - roll-off comp. - lp 25khz pll + pilot-det. f19 noise blanker f38 stereo holdn sb control deemphasis + highcut t=50 or 75 s ref 5v vsbl level intern hc control vhcch vhccl d a level input lp 2.2khz 1.th order level fm_l fm_r mpx 100k d05au1614 gain 0..10db
description of stereodecoder TDA7410ND 20/34 6.4 pll and pilot tone detector the pll has the task to lock on the 19khz pilotone during a stereo transmission to allow a correct demodulation. the included detector enables the demodulation if the pilot tone reaches the selected pilottone threshold vpthst. two different thresholds are available. the detector output (signal stereo, see block diagram) can be checked by reading the status byte of the TDA7410ND via i 2 c bus. 6.5 fieldstrength control the fieldstrength input is used to control the highcut and the stereoblend function. in addition the signal can be also used to control the noiseblanker thresholds. 6.6 level input and gain to suppress undesired high frequency modulation on the highcut and stereoblend function the level signal is lowpass filtered firstly. the filter is a combination of a 1 st order rc lowpass at 53khz (working as anti-aliasing filter) and a 1 st order switched capacitor lowpass at 2.2khz. the second stage is a programmable gain stage to adapt the level signal internally to different if. the gain is widely programmable in 16 steps from 0db to 10db (step = 0.67db). 6.7 stereoblend control the stereoblend cont rol block converts the internal l evel voltage (level intern) into an demodulator compatible analog signal which is used to control the channel separation between 0db and the maximum separation. internally this control range has a fixed upper limit which is the internal reference voltage ref5v. the lower limit can be programmed to be 33%, 42%, 50% or 58% of ref5v (see figure 13 , 14 ). figure 13. internal stereoblend characteristics -50 -45 -40 -35 -30 -25 -20 -15 -10 -5 0 012 levelintern [v] cs [db] 345
TDA7410ND description of stereodecoder 21/34 to adjust the external level voltage to the inte rnal range two values must be defined: the level gain lg and vsbl. to adjust the voltage where the full channel separation is reached (vst) the level gain lg has to be defined. the follo wing equation can be used to estimate the gain: the gain can be programmed through 4 bits in the "level gain" byte. the mono voltage vmo (0db channel separation) can be choosen selecting 33, 42, 50 or 58% of ref5v. figure 14. relation between in ternal and external level vo ltage and setup of stereoblend 6.8 highcut control the highcut control setup is similar to the stereoblend control setup : the starting point vhch can be set with 2 bits to be 42, 50, 58 or 66% of ref5v whereas the range can be set to be 17 or 33% of vhch (see figure 15 ). figure 15. highcut characteristics l g ref5v field strength voltage stereo [] ----------------------------------------------------------------------------------------------- = internal voltages t d97au639 vsbl ref 5v setup of vst internal voltages t 33% ref 5v setup of vmo level level intern fieldstrenght voltage vst vmo level intern 42% 50% 58% vsbl vst vmo fieldstrenght voltage lowpass time constant d97au640 deemp fieldstrenght vhch vhcl 3 ? deemp
functional description of the noiseblanker TDA7410ND 22/34 7 functional description of the noiseblanker in the automotive environment the mpx signal is disturbed by spikes produced by the ignition and for example the wiper motor. the aim of the noiseblanker part is to cancel the audible influence of the spikes. therefore the output of the stereodecoder is held at the actual voltage for 40 s. in a first stage the spikes must be detected but to avoid a wrong triggering on high frequency (white) noise a complex trigger control is implemented. behind the triggerstage a pulse former generates the "b lanking" pulse. to avoid any crosstalk to the signal path the noiseblanker is supplied by its own biasing circuit. 7.1 trigger path the incoming mpx signal is highpass filtered, amplified and rectified. this second order highpass-filter has a corner frequency of 140khz. the rectified signal, rect, is lowpass filtered to generate a signal called peak. also noise with a frequency 140khz increases the peak voltage. the peak voltage is fed to a thre shold generator, which adds to the peak voltage a dc dependent threshold vth. both signals, rect and peak+vth are fed to a comparator which triggers a re-triggerable monoflop. the monoflop's output activates the sample-and-hold circuits in the signalpath for 40 s. the block diagram of the noiseblanker is given in figure 16 . figure 16. block diagram of the noiseblander 7.2 automatic noise controlled threshold adjustment (atc) there are mainly two independent possibilities for progra mming the trigger threshold: a) the low threshold in 8 steps (bits d0 to d2 of the noiseblanker byte) b) the noise adjusted threshold in 4 steps (bits d3 and d4 of the noiseblanker byte, (see figure 9 ). the low threshold is active in combination with a good mpx signal without any noise; the peak voltage is less than 1v. the sensitivity in this operation is high. if the mpx signal is noisy the peak voltage increases + - rectifier lowpass rect + + threshold generator vth peak additional threshold control monoflop holdn mpx d98au861 high pass
TDA7410ND functional description of the noiseblanker 23/34 due to the higher noise, which is also rectified. with increasing of the peak voltage the trigger threshold increases, too. this particular gain is programmable in 4 steps (see figure 9 ). 7.3 automatic threshold control besides the noise controlled th reshold adjustment there is an additional possibility for influencing the trigger threshold. it is depending on the stereoblend control. the point where the mpx signal starts to become noisy is fixed by the rf part. therefore also the starting point of the normal noise-controlled trigger adjustment is fixed ( figure 11 ). in some cases the behaviour of the noiseblanker can be improved by increasing the threshold even in a region of higher fieldstrength. sometimes a wrong triggering occures for the mpx signal often shows distortion in this range which can be avoided even if using a low threshold. because of the overlap of this range and the range of the stereo/mono transition it can be controlled by stereoblend. this threshold increase is programmable in 3 steps or switched off with bits d0 and d1 of the fieldstrength control byte. 7.4 over deviation detector if the system is tuned to stations with a high deviation the noiseblanker can trigger on the higher frequencies of the modulation. to avoid this wrong behaviour, which causes noise in the output signal, the noiseblanker offers a deviation dependent threshold adjustment. by rectifying the mpx signal a further signal representing the actual deviation is obtained. it is used to increase the peak voltage. offset and gain of this circuit are programmable in 3 steps with the bits d6 and d7 of the stereodecoder byte (the first step turns off the detector, see figure 10 ). 7.5 test mode during the test mode which can be activated by setting bit d0 of the testing byte and bit d5 of the subaddress byte to ?1? several internal signals are available at the cassr pin. during this mode the input resistance of 100kohm is disconnected from the pin. the internal signals available are shown in the software specification. figure 17. application example 100nf 100nf 100nf 100nf 22 f 100nf 100nf 100nf vdd cass_l cass_r cdr cdg cdl aux_r aux_l cass_l cass_r cdr cdg cdl aux_r aux_l cref 10 f out_lf out_rf out_lr out_rr mpx am sda scl mute level gnd out_lf out_rf out_lr out_rr mpx am sda scl mute level tda7410d 100nf 100nf TDA7410ND
i 2 c bus specification TDA7410ND 24/34 8 i 2 c bus specification 8.1 interface protocol the interface protocol comprises: a start condition (s) a chip address byte (the lsb determines read/write transmission) a subaddress byte a sequence of data (n-bytes + acknowledge) a stop condition (p) the max. clock speed is 500kbits/s table 8. receive mode s = start r/w = "0" -> receive mode (chip could be programmed by p) "1" -> transmission mode (data could be received by p) ack = acknowledge p = stop ts = testing mode az = auto zero remain ai = auto increment table 9. transmission mode st = stereo x = not used the transmitted data is automatic updated after each ack. transmission can be repeated without new chip address. 8.2 reset condition a power-on-reset is invoked if the supply-voltage is below than 3.5v. after that the following data is written automatically into the registers of all subaddresses: s100011 0r/wack x azts ai a3a2a1a0ackdataackp s 10001 0 0 r/w ack x x x x st x x x ack p table 10. reset condition msb lsb 11 1111 1 0
TDA7410ND i 2 c bus specification 25/34 table 11. subaddress (receive mode) msb lsb function x azts ai a3a2a1a0 0 1 az remain off on 0 1 test mode off on 0 1 auto increment off on 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 source selector volume control speaker attenuator lf speaker attenuator lr speaker attenuator rf speaker attenuator rr treble / level gain stereodecoder adjustment noiseblanker adjustment fieldstrength control te s t bass softstep configuration
i 2 c bus specification TDA7410ND 26/34 table 12. source selector (0) msb lsb function d7 d6 d5 d4 d3 d2 d1 d0 source selector / bass 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 source selector cd cassette aux am stereo decoder mute not used not used 0 0 : 1 1 0 0 : 1 1 0 0 : 1 1 0 1 : 0 1 input gain 0db 1db : 14db 15db xnot used table 13. volume control (1) msb lsb function d7 d6 d5 d4 d3 d2 d1 d0 0 0 : 0 0 0 : 1 1 1 0 0 : 0 1 1 : 1 1 1 0 0 : 1 0 0 : 0 0 1 0 0 : 1 0 0 : 1 1 x 0 0 : 1 0 0 : 1 1 x 0 0 : 1 0 0 : 1 1 x 0 1 : 1 0 1 : 0 1 x gain/attenuation +0db +1db : +31db -0db -1db : -78db -79db mute 0 1 soft step on off
TDA7410ND i 2 c bus specification 27/34 table 14. speaker attenuation (2, 3, 4, 5) msb lsb function d7 d6 d5 d4 d3 d2 d1 d0 speaker attenuation lf (lr,rf,rr) 0 0 : 0 0 0 0 0 0 0 0 0 1 0 0 : 1 1 1 1 1 1 1 1 1 x 0 0 : 0 1 1 1 1 1 1 1 1 x 0 0 : 1 0 0 0 0 1 1 1 1 x 0 0 : 1 0 0 1 1 0 0 1 1 x 0 1 : 1 0 1 0 1 0 1 0 1 x attenuation 0db -1db : -23db -25db -27db -29db -31.5db -34db -37.5db -42db -50db speaker mute xx not used table 15. treble / level gain (6) msb lsb function d7 d6 d5 d4 d3 d2 d1 d0 treble / level gain 0 0 : 0 0 1 1 : 1 1 0 0 : 1 1 1 1 : 0 0 0 0 : 1 1 1 1 : 0 0 0 1 : 0 1 1 0 : 1 0 treble -14db -12db : -2db 0db 0db +2db : +12db +14db 0 0 0 : 1 0 0 0 : 1 0 0 1 : 1 0 1 0 : 1 level gain 0db 0.66db 1.33db : 10db
i 2 c bus specification TDA7410ND 28/34 table 16. stereodecoder adjustment (7) msb lsb function d7 d6 d5 d4 d3 d2 d1 d0 stereodecoder adjustment 0 1 std unmuted std muted 0 0 1 1 0 1 0 1 in-gain 11db in-gain 8.5db in-gain 6db in-gain 3.5db 0 1 forced mono mono/stereo switch automatically 0 1 pilot threshold high pilot threshold low 0 1 deemphasis threshold 50 s deemphasis threshold 75 s 0 0 1 1 0 1 0 1 blank time adj 38 s 25.5 s 32 s 22 s table 17. noise blanker adjustment (8) msb lsb function d7 d6 d5 d4 d3 d2 d1 d0 noiseblanker 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 low threshold 65mv low threshold 60mv low threshold 55mv low threshold 50mv low threshold 45mv low threshold 40mv low threshold 35mv low threshold 30mv 0 0 1 1 0 1 0 1 noise controlled threshold 260mv noise controlled threshold 220mv noise controlled threshold 180mv noise controlled threshold 140mv 0 1 noise blanker off noise blanker on 0 0 1 1 0 1 0 1 over deviation adjust 2.8v over deviation adjust 2.0v over deviation adjust 1.2v over deviation adjust off
TDA7410ND i 2 c bus specification 29/34 table 18. fieldstrength control (9) msb lsb function d7 d6 d5 d4 d3 d2 d1 d0 fieldstrength control 0 0 1 1 0 1 0 1 noiseblanker field strength adj 2.3v noiseblanker field strength adj 1.8v noiseblanker field strength adj 1.3v noiseblanker field strength adj off 0 0 1 1 0 1 0 1 vsbl at 33% ref 5v vsbl at 42% ref 5v vsbl at 50% ref 5v vsbl at 58% ref 5v 0 0 1 1 0 1 0 1 vhch at 42% ref 5v vhch at 50% ref 5v vhch at 58% ref 5v vhch at 66% ref 5v 0 1 vhcl at 17% vhch vhcl at 33% vhch 0 1 high cut off high cut on
i 2 c bus specification TDA7410ND 30/34 table 19. test (10) msb lsb function d7 d6 d5 d4 d3 d2 d1 d0 test 0 1 stereodecoder test signal off test signal enabled 0 1 external clock internal clock 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 test signal vhcch level internal pilot magnitude vco control voltage pilot threshold holdn nb threshold f228 vhccl vsbl sbpwm tbd peak ref5v ref5v5 vbg1.95 0 1 vco off on 0 1 audio processor test mode enabled off
TDA7410ND i 2 c bus specification 31/34 table 20. bass (11) msb lsb function d7 d6 d5 d4 d3 d2 d1 d0 bass 0 0 : 0 0 1 1 : 1 1 0 0 : 1 1 1 1 : 0 0 0 0 : 1 1 1 1 : 0 0 0 1 : 0 1 1 0 : 1 0 bass -14db -12db : -2db 0db 0db +2db : +12db +14db 0 1 bass dc mode dc gain = 0db dc gain = 4.4 db 0 1 bass softstep on off x x not used table 21. softstep control (12) msb lsb function d7 d6 d5 d4 d3 d2 d1 d0 softstep control 0 1 autozero function off on 0 0 1 1 0 1 0 1 soft step time 0.84ms 1.68ms 3.36ms 6.72ms 11 reserved 0 1 std discharge off on x x not used
package information TDA7410ND 32/34 9 package information in order to meet environmental requirements, st offers these devices in ecopack? packages. these packages have a lead-free second level interconnect. the category of second level interconnect is marked on the package and on the inner box label, in compliance with jedec standard jesd97. the maximum ratings related to soldering conditions are also marked on the inner box label. ecopack is an st trademark. ecopack specifications are available at: www.st.com. figure 18. so20 mechanical data and package dimensions outline and mechanical data dim. mm inch min. typ. max. min. typ. max. a 2.35 2.65 0.093 0.104 a1 0.10 0.30 0.004 0.012 b 0.33 0.51 0.013 0.200 c 0.23 0.32 0.009 0.013 d (1) 12.60 13.00 0.496 0.512 e 7.40 7.60 0.291 0.299 e 1.27 0.050 h 10.0 10.65 0.394 0.419 h 0.25 0.75 0.010 0.030 l 0.40 1.27 0.016 0.050 k 0? (min.), 8? (max.) ddd 0.10 0.004 (1) ?d? dimension does not include mold flash, protusions or gate burrs. mold flash, protusions or gate burrs shall not exceed 0.15mm per side. so20 0016022 d
TDA7410ND revision history 33/34 10 revision history table 22. document revision history date revision changes 20-feb-2007 1 initial release. 28-feb-2007 2 corrected typos.
TDA7410ND 34/34 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a parti cular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by an authorized st representative, st products are not recommended, authorized or warranted for use in milita ry, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2007 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of TDA7410ND

	To Download TDA7410ND Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .